3V Nixie Clock

8

1800mAH

100mA ⇒ 18,000HRS
10mA ⇒ 180,000HRS

8766HR's = 1YR
1000mAH/8766 = 114μA
1000mAH/200μA = 5000HRS = 208 DAYS
7 MONTHS

1000mAH/400μA = 2500HRS (104DAYS)
@4MHZ
@1MHZ ⇒ 1000mAH/120μA → 8333HRS → 347DAYS
50WKS

BKGND
PLG
TEST
ACTV
DSPLY
EXIT
RTC
16HZ
EΦ

3V
AAAx2
Vcc
3V→1.5V
3V
1.5V
0V
1.2V

VCC
TΔΦ
2K2
10K
0.47
TΔ1
100K
0.1
47K
0.47
22K
22K
(MIN)
(HR)
VCC

Vcc
1
20
17
PB (SDA)
19
PB7 (SCK)
8
PD4
9
PD5
4
(PA1)
1.8432MHz
~1/2Yr
5
(PA0)
12
PB4
TINY 2313
PB2
14
PB3
15
PD4
16
PB6
18
PD4
2
PD1
3
PD2
6
PD3
7
MPΦ A42 x4
1K
4800HZ
PB6
11
PB1
13
10
192TICKS
470μH
1.1mA/Hr
470
1000pF
BC 639
PZTA CPC

K0
K1
K2
K3
K4
K5
K6
K7
K8
K9
A
B
C
D
470Φ
470
C
D
A
D

+60V
470K
A0
A1
A2
A3
MPΦ A42 x10
+9CV
470K
K0
K1
K5
K9
470K x14

+180V
M1
M10
H1
H10
10K
10K
10K
10K
MPΦ A42 x4
A3
A2
A1
A0
+180V
+120V
+60V
1M
1M
K0 — K9
A0 — A3
1M
2K
15K

1M
1M
1K
47pF
32KHz
5pF
47pF
120mA / 200mA
12K
47K
47pF
47pF
1K
6.8K
47K
47pF
(62CMOS)

THERMO
DZ
OCR←OCR+192
TGL
TGL/ACTV
LOW
PDG OFF
PDG ON
CNT--
EQ
CNT←4
FLAGS ACTIVE
EXIT

1 ÷ 4 8.192KHz
3 ÷ 8 4.096KHz
7 ÷ 16 2.048KHz

4KHz (/125)
7.8KHz/(L4)
=15625
=1SEC

180V
100K 172V
40V
100K 60V
300mA

4096/64=64HZ
15 15 15 15 15 15 15 15
A A0 B A1 B A2 B A3 B A4
M4 M1 H1 H10
64

+120V
60V
1M
1M
2M/64=142K (422mA)

PD
7 6 5 4 3 2 1 0
— SW S1 SQ A3 A2 A1 AΦ
OUT IN IN OUT OUT OUT OUT
G 1 Φ 0 1 1 1 1 4FH







3V Nixie Clock

	D	C	B	A	BCD D	C	B	A
K0	0	Z	Z	1	1	0	0	1
K1	Z	0	Z	1	0	1	0	1
K2	Z	Z	0	1	0	0	1	1
K3	Z	0	1	Z	0	1	1	0
K4	Z	Z	1	0	0	0	1	1
K5	Z	1	0	Z	0	1	1	0
K6	Z	1	Z	0	0	1	0	1
K7	1	0	Z	Z	1	1	0	0
K8	1	Z	0	Z	1	0	1	0
K9	1	Z	Z	0	1	0	0	1
BLANK	Φ	Φ	Φ	Φ	1	1	1	1
	↓ 1	↓ 1	↓ 1	↓ 1	1	1	1	1

ALL BLANK INTERRUPT

3V Nixie Clock









3V Nixie Clock

Pin Configurations

Figure 1. Pinout ATtiny2313



NOTE: Bottom pad should be soldered to ground.

Overview

The ATtiny2313 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny2313 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.





Analog Comparator

The Analog Comparator compares the input values on the positive pin AIN0 and negative pin AIN1. When the voltage on the positive pin AIN0 is higher than the voltage on the negative pin AIN1, the Analog Comparator output, ACO, is set. The comparator's output can be set to trigger the Timer/Counter1 Input Capture function. In addition, the comparator can trigger a separate interrupt, exclusive to the Analog Comparator. The user can select Interrupt triggering on comparator output rise, fall or toggle. A block diagram of the comparator and its surrounding logic is shown in Figure 66.

Figure 66. Analog Comparator Block Diagram



Analog Comparator Control and Status Register – ACSR

Bit	7	6	5	4	3	2	1	0	
	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	ACSR
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	N/A	0	0	0	0	0	

- **Bit 7 – ACD: Analog Comparator Disable**

When this bit is written logic one, the power to the Analog Comparator is switched off. This bit can be set at any time to turn off the Analog Comparator. This will reduce power consumption in Active and Idle mode. When changing the ACD bit, the Analog Comparator Interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise an interrupt can occur when the bit is changed.

- **Bit 6 – ACBG: Analog Comparator Bandgap Select**

When this bit is set, a fixed bandgap reference voltage replaces the positive input to the Analog Comparator. When this bit is cleared, AIN0 is applied to the positive input of the Analog Comparator. See "Internal Voltage Reference" on page 37.

- **Bit 5 – ACO: Analog Comparator Output**

The output of the Analog Comparator is synchronized and then directly connected to ACO. The synchronization introduces a delay of 1 - 2 clock cycles.

- **Bit 4 – ACI: Analog Comparator Interrupt Flag**

This bit is set by hardware when a comparator output event triggers the interrupt mode defined by ACIS1 and ACIS0. The Analog Comparator interrupt routine is executed if the ACIE bit is set and the I-bit in SREG is set. ACI is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ACI is cleared by writing a logic one to the flag.

- **Bit 3 – ACIE: Analog Comparator Interrupt Enable**

Interrupts

This section describes the specifics of the interrupt handling as performed in ATtiny2313. For a general explanation of the AVR interrupt handling, refer to "Reset and Interrupt Handling" on page 11.

Interrupt Vectors in ATtiny2313

Table 21. Reset and Interrupt Vectors

Vector No.	Program Address	Source	Interrupt Definition
1	0x0000	RESET	External Pin, Power-on Reset, Brown-out Reset, and Watchdog Reset
2	0x0001	INT0	External Interrupt Request 0
3	0x0002	INT1	External Interrupt Request 1
4	0x0003	TIMER1 CAPT	Timer/Counter1 Capture Event
5	0x0004	TIMER1 COMPA	Timer/Counter1 Compare Match A
6	0x0005	TIMER1 OVF	Timer/Counter1 Overflow
7	0x0006	TIMER0 OVF	Timer/Counter0 Overflow
8	0x0007	USART0, RX	USART0, Rx Complete
9	0x0008	USART0, UDRE	USART0 Data Register Empty
10	0x0009	USART0, TX	USART0, Tx Complete
11	0x000A	ANALOG COMP	Analog Comparator
12	0x000B	PCINT	Pin Change Interrupt
13	0x000C	TIMER1 COMPB	Timer/Counter1 Compare Match B
14	0x000D	TIMER0 COMPA	Timer/Counter0 Compare Match A
15	0x000E	TIMER0 COMPB	Timer/Counter0 Compare Match B
16	0x000F	USI START	USI Start Condition
17	0x0010	USI OVERFLOW	USI Overflow
18	0x0011	EE READY	EEPROM Ready
19	0x0012	WDT OVERFLOW	Watchdog Timer Overflow