





3V Nixie Clock









$1000\text{ nA} / 18000\text{ uAs} = 55.555\text{ Hz}$
 $1000\text{ nA} / 200\text{ nA} = 5000\text{ bits}$
 $1000\text{ nA} / 200\text{ nA} = 5000\text{ bits}$
 $1000\text{ nA} / 200\text{ nA} = 5000\text{ bits}$
 $1000\text{ nA} / 200\text{ nA} = 5000\text{ bits}$
 $1000\text{ nA} / 200\text{ nA} = 5000\text{ bits}$

$1000\text{ nA} / 18000\text{ uAs} = 55.555\text{ Hz}$
 $1000\text{ nA} / 200\text{ nA} = 5000\text{ bits}$
 $1000\text{ nA} / 200\text{ nA} = 5000\text{ bits}$
 $1000\text{ nA} / 200\text{ nA} = 5000\text{ bits}$
 $1000\text{ nA} / 200\text{ nA} = 5000\text{ bits}$



7	6	5	4	3	2	1	0
PA0	PA1	PA2	PA3	PA4	PA5	PA6	PA7
MP0	MP1	MP2	MP3	MP4	MP5	MP6	MP7

11	15	11	15	11	15	11	11
A0	A1	A2	A3	A4	A5	A6	A7
B0	B1	B2	B3	B4	B5	B6	B7




	D	C	B	A	bb	ba
K ₀	0	2	2	1	1	0 0 1
K ₁	2	0	2	1	0	1 0 1
K ₂	2	2	0	1	0	0 1 1
K ₃	2	0	1	2	0	1 1 0
K ₄	2	2	1	0	0	0 1 1
K ₅	2	1	0	2	0	1 1 0
K ₆	2	1	2	0	0	1 0 1
K ₇	1	0	2	2	1	1 0 0
K ₈	1	2	0	2	1	0 1 0
K ₉	1	2	2	0	1	0 0 1
Blank	φ	φ	φ	φ	1	1 1 1
	↓	↓	↓	↓		1 1 1
	↑	↑	↑	↑		1 1 1

3V Nixie Clock


ALL BLANK = 2 2 2 2 2 2 2 2

3V Nixie Clock


BC639



MPS
DW2





TOP



IN-17
REAR VIEW

← 2.2 →

↑
2.2
↓






3V Nixie Clock



*ON CHIP XTAL
600mA 20LV
2.0mA ACTU*

Pin Configurations


Figure 1. Pinout ATtiny2313



NOTE: Bottom pad should be soldered to ground.

Overview

The ATtiny2313 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny2313 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.



Analog Comparator

$$1 \times 10^6$$

$$= 80 \cdot 12500$$

$$= 64 \cdot 15625$$

$$= 64 \cdot 5^6 = 26.56$$

$$= 64 \cdot 5 \cdot 25 \cdot 125$$



↑
TMR
2BA
(15.625kHz)
64μs

(12) PB.0
(13) PB.1

320μs
(3.12kHz)

1/48 = 15.4μs (65Hz)
1/64 = 20.5μs (48.8Hz)

Analog Comparator Control and Status Register – ACSR



- 48 7 × 320 2.2μs
- 65 11 × 320 3.5μs
- 48 18 × 320 4.8μs


$$320\mu s \times 20 = 8\mu s (120Hz)$$

$$\rightarrow 120 = 40\mu s (2.5Hz)$$

RCL & TOST
E SW

The Analog Comparator compares the input values on the positive pin AIN0 and negative pin AIN1. When the voltage on the positive pin AIN0 is higher than the voltage on the negative pin AIN1, the Analog Comparator output, ACO, is set. The comparator's output can be set to trigger the Timer/Counter1 Input Capture function. In addition, the comparator can trigger a separate interrupt, exclusive to the Analog Comparator. The user can select Interrupt triggering on comparator output rise, fall or toggle. A block diagram of the comparator and its surrounding logic is shown in Figure 66.

Figure 66. Analog Comparator Block Diagram



Bit	7	6	5	4	3	2	1	0	ACSR
	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	N/A	0	0	0	0	0	

• Bit 7 – ACD: Analog Comparator Disable

When this bit is written logic one, the power to the Analog Comparator is switched off. This bit can be set at any time to turn off the Analog Comparator. This will reduce power consumption in Active and Idle mode. When changing the ACD bit, the Analog Comparator Interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise an interrupt can occur when the bit is changed.

• Bit 6 – ACBG: Analog Comparator Bandgap Select

When this bit is set, a fixed bandgap reference voltage replaces the positive input to the Analog Comparator. When this bit is cleared, AIN0 is applied to the positive input of the Analog Comparator. See "Internal Voltage Reference" on page 37.

• Bit 5 – ACO: Analog Comparator Output

The output of the Analog Comparator is synchronized and then directly connected to ACO. The synchronization introduces a delay of 1 - 2 clock cycles.

• Bit 4 – ACI: Analog Comparator Interrupt Flag

This bit is set by hardware when a comparator output event triggers the interrupt mode defined by ACIS1 and ACIS0. The Analog Comparator interrupt routine is executed if the ACIE bit is set and the I-bit in SREG is set. ACI is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ACI is cleared by writing a logic one to the flag.

• Bit 3 – ACIE: Analog Comparator Interrupt Enable

Interrupts

This section describes the specifics of the interrupt handling as performed in ATtiny2313. For a general explanation of the AVR interrupt handling, refer to "Reset and Interrupt Handling" on page 11.


Interrupt Vectors in ATtiny2313

PORT B

	D	C	B	A	2	1	4
7	6	5	4	3	2	1	4
K4	0	0	0	0	1	0	0
0D0	0	1	0	0	0	0	0
K1	0	0	0	0	1	0	0
0D1	0	0	0	1	0	0	0
K2	0	0	0	0	1	0	0
0D2	0	0	0	0	1	0	0
K2	0	0	0	0	1	0	0
0D3	0	0	0	1	0	0	0
K4	0	0	0	0	1	0	0
0D4	0	0	0	0	1	0	0
K5	0	0	0	1	0	0	0
0D5	0	0	0	1	0	0	0
K6	0	0	0	1	0	0	0
0D6	0	0	0	1	0	0	0
K7	0	1	0	0	0	0	0
0D7	0	1	0	0	0	0	0
K8	0	1	0	0	0	0	0
0D8	0	1	0	0	0	0	0
K9	0	1	0	0	0	0	0
0D9	0	1	0	0	0	0	0

Table 21. Reset and Interrupt Vectors

Vector No.	Program Address	Source	Interrupt Definition
1	0x0000	RESET	External Pin, Power-on Reset, Brown-out Reset, and Watchdog Reset
2	0x0001	INT0	External Interrupt Request 0
3	0x0002	INT1	External Interrupt Request 1
4	0x0003	TIMER1 CAPT	Timer/Counter1 Capture Event
5	0x0004	TIMER1 COMPA	Timer/Counter1 Compare Match A 16-bit
6	0x0005	TIMER1 OVF	Timer/Counter1 Overflow 16-bit
7	0x0006	TIMER0 OVF	Timer/Counter0 Overflow 8-bit
8	0x0007	USART0, RX	USART0, Rx Complete
9	0x0008	USART0, UDRE	USART0 Data Register Empty
10	0x0009	USART0, TX	USART0, Tx Complete
11	0x000A	ANALOG COMP	Analog Comparator
12	0x000B	PCINT	Pin Change Interrupt
13	0x000C	TIMER1 COMPB	Timer/Counter1 Compare Match B 16-bit
14	0x000D	TIMER0 COMPA	Timer/Counter0 Compare Match A 8-bit
15	0x000E	TIMER0 COMPB	Timer/Counter0 Compare Match B 8-bit
16	0x000F	USI START	USI Start Condition
17	0x0010	USI OVERFLOW	USI Overflow
18	0x0011	EE READY	EEPROM Ready
19	0x0012	WDT OVERFLOW	Watchdog Timer Overflow



WR = PD.5

RD = PD.4

